## AMENDMENT TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

## Listing of Claims

- 1. (Original) A transistor comprising:
- a stack comprising:
  - a silicon on insulator layer having a plurality of channels;
  - a silicon oxide insulation layer adjacent the silicon on insulator layer; and
  - a dielectric layer adjacent the silicon oxide insulation layer; and
- a gate electrode,

wherein the gate electrode covers a portion of the stack;

wherein at least one channel has a gate configuration that is different than the remaining channels.

- (Original) The transistor according to claim 1, wherein the at least one channel has a first thickness that is greater than the thickness of the remaining channels.
- (Original) The transistor according to claim 1, wherein the at least one channel has a different gate dielectric than the remaining channels.
- 4. (Original) The transistor according to claim 3, wherein the gate dielectric of the at least one channel is a high-k dielectric, and the gate dielectric of the remaining channels is a material selected from the group comprising silicon dioxide, nitride oxide, and a silicon oxide that has undergone a plasma nitridation process.
- (Original) The transistor according to claim 1, wherein the stack further comprises a protection layer located between the dielectric layer and the gate electrode.
- (Original) The transistor according to claim 5, wherein the protection layer is a metal.

- (Original) The transistor according to claim 5, wherein the protection layer is a thin polysilicon.
- (Original) The transistor according to claim 1, wherein the dielectric layer is a high-k dielectric material.
- (Original) The transistor according to claim 1, wherein the stack and the gate electrode are incorporated into a finFET device.
  - (Original) A transistor comprising:
  - a stack comprising:
    - a silicon on insulator layer;
    - a silicon oxide insulation layer on the silicon on insulator layer;
- a dielectric layer on the silicon oxide insulation layer, wherein the dielectric layer is a high-k dielectric material; and
  - a protection layer on the dielectric layer; and
  - a gate electrode covering a portion of the stack.
- (Original) The transistor according to claim 10, wherein the protection layer is a metal.
- (Original) The transistor according to claim 10, wherein the protection layer is a polysilicon.
- (Original) The transistor according to claim 10, wherein the stack and the gate electrode are incorporated into a finFET device.
  - 14. (Withdrawn) A method for providing a transistor comprising the steps of: providing a silicon on insulator layer;

Atty Docket No.: FIS920040152US1

providing a silicon oxide insulation layer;

providing a dielectric laver;

removing at least a portion of the silicon oxide insulation layer and the dielectric layer to form a gate stack; and

forming a gate electrode,

wherein the gate electrode covers a portion of the gate stack.

- (Withdrawn) The method according to claim 14, wherein the stack further comprises a protection layer on the dielectric layer.
- (Withdrawn) The method according to claim 15, wherein the protection layer is a metal.
- (Withdrawn) The method according to claim 15, wherein the protection layer is a polysilicon.
- (Withdrawn) The method according to claim 14, wherein the dielectric layer is a high-k dielectric material.
- (Withdrawn) The method according to claim 14, wherein the gate stack and the gate electrode are incorporated into a finFET device.
- 20. (Withdrawn) The method according to claim 14, wherein the step of removing further comprises: providing a resist layer on a portion of the dielectric layer; and etching the silicon oxide insulation layer and the dielectric layer to remove at least a portion of the silicon oxide insulation layer and the dielectric layer.